


FOX 2 CPU MAJOR STATE FLOW (SIMPLIFIED)



Example of Foxboro Module Addresses

	I/O CONN	101	STATUS	IOT	VECT	PRIORITY
MODULE	PLATE	RO.	BIT	ADORESS	AOOR	LEVEL
DBI		E		164000		
DRUM	J14	ī	1	164002	204	7
		2	·	164004	204	'
		3		164006		
TAPE PUNCH	Jī	4	2	164010	210	4
TAPE READER	ิงา	4	3	164010 //	214	4
DIG INPUT	32	5	g	164012	200	5
(FIELD)						
(KYBD)	J2	5	4	164012	220	5
* ANALOG INPUT	J3	6	5	164014	224	6
* DIG DISPLAY	J4	7	6	164016	230	5
* DIG OUTPUT	J5	10	7	164020	234	5
* VAVLE CONTROL	J6	31	8	164022	240	5
* SYS SECURITY	J7	12	9	164024	244	6
* SETPOINT CONT	J8	13	10	164026	250	5
* PULSE COUNT	J9	14	11	164030	254	5
* PROCESS INTR	J10	15	12	164032	260	5
* SEL TYPER 1	งาา	16	13	164034	264	4
* SEL TYPER 2	J12	17	14	164036	270	4

^{*} OPTIONAL ADDR ASSIGNMENTS

SIMPLIFIED CORE MAP




TABLE 9-1. Bootstrap Loader Instructions

a) Telotype Reader					
OCTAL ADDRESS	OCTAL INSTRUCTION				
xx7744	Ø167Ø1				
xx7746	000026				
xx775Ø	Ø127Ø2				
xx7752	ØØØ352				
xx7754	005211				
xx7756	105711				
xx776Ø	100376				
xx7762	116162				
xx7764	000002				
xx7766	××7400				
xx7770	005267				
xx7772	177756				
xx7774	ØØØ76 5				
xx7776	177560				


b) High Speed Reader

OCTAL ADDRESS	OCTAL INSTRUCTION
xx7734	Ø167Ø1
xx7736	000036
xx7740	012702
xx7742	000344
xx7744	112761
xx7746	000200
xx7750	000001
xx7752	132761
xx7754	000010
xx7756	177770
xx776Ø	001374
xx7762	011103
xx7764	110362
xx7766	xx7376
xx7770	005267
xx7772	177746
xx7774	000761
xx7776	164010

NOTE: The value of xx depends on core memory size, as follows:

Memory Size	Value of xx (ootal)	
8K	03	
12K	0 5	
16K	07	
20K	11	
24K	13	
28K	15	


ADDRESS STRUCTURE & TERMINOLOGY



NOTES: 1. ONLY BYTES CAN HAVE ODD ADDRESSES

2. ALL INSTRUCTIONS OCCUPY A FULL WORD AT EVEN ADDRESSES, SO 2 MUST BE ADDED TO THE PC TO POINT TO NEXT INSTRUCTION WORD

PROCESSOR STATUS WORD



TRACE TRAP

* T BIT (BIT 4) IF SET, CAUSES PROCESSOR TRAP (USED BY DEBUGGING PROGRAM)

PRIORITY

(BITS 5, 6, 7) SPECIFY CURRENT PRIORITY LEVEL OF PROCESSOR

* WHEN T BIT IS SET - COMPLETE ONE INSTRUCTION AND TRAP

GENERAL REGISTER ADDRESSING

MODE	DESCRIPTION	SYMBOLIC	ADDRESS CALCULATION PERFORMED
Ö	Register	R	(R) = Dperand
	Register Deferred	@R or (R)	$(R) + EA_f$
2	*Auto-Increment	(R)+	(R) $+ EA_{f}$; then (R)+ (1 or 2) + R
3	*Auto-Increment Deferred	@(R)+	(R) + EA; (EA;) + EAf; then (R) + 2 + R
4	*Auto-Decrement	-(R)	PUSH (R) - {1 or 2} + R; then (R) + EA_F
رم ا	*Auto-Decrement Deferred	@- (R)	PUSH $(R) - 2 + R; \text{ then } (R) + EA; (EA;) + EAf$
9	*Index	±X(R)	$(NMW) + (R) + EA_f$, where $(NMW) = X$
,	0 7 8 +	رX(R)	(NMH) + (R) + EAi, $(EAi) + EAf$, where $(NMH) = X$
	Deferred	@(R)	$(NMW) + (R) + EA_i$, $(EA_i) + EA_f$, where $(NMW) = 0$
		ייוטוט טט	CONTINUE AND CONTRACTOR

PC REGISTER ADDRESSING NDTE: PC = %7

						S)
SYMBOLIC ADDRESS CALCULATION PERFORMED	#N (NMW) = Operand	0#A (NMW) + EAf	A (NMW) + UDPC + EAf	$0A \qquad (NMM) + UDPC = EA_{2}, (EA_{2}) = EA_{2}$	R = Address of Register NAW = Next Memory Word (R) = Contents of Register UDPC = PC After Being Updated POP By 2 if Word Instruction	RULES: <
DESCRIPTION	Immediate	Absolute	Relative	Relative Deferred	f Address	*All modes marked with an asterisk use a register's contents as an address, hence are really deferred modes. Modes 3, 5, and 7 are
REGISTER	7	7	7	7	<pre>+ * Replaces the Contents of EA_f * Final Effective Address EA_t * Intermediate Effective Address</pre>	des marked with ter's contents as / deferred modes.
MODE	2	E	9	7	EA.5. # EA.2.	*All m regist really

*All modes marked with an asterisk use a register's contents as an address, hence are really deferred modes. Modes 3, 5, and 7 are therefore doubly deferred modes.